Danush N

Senior Silicon Design Engineer

Danush N is a Senior Silicon Design Engineer at AMD, where they focus on design for test (DFT) verification and JTAG-based debug and test. Previously, they served as a DFX Engineer at both AMD and Tessolve from 2020 to 2024, and worked as a DFT Engineer at Test and Verification Solutions from 2019 to 2020. Danush N earned a Bachelor of Technology in Electronics and Communications Engineering from Government Engineering College, Kozhikode, during the years 2013 to 2017.

Location

Kerala, India

Links


Org chart

This person is not in the org chart


Teams

This person is not in any teams


Offices

This person is not in any offices