Hsinho Wu is a Principal Engineer at Altera, specializing in signal integrity and SerDes architecture. With over 25 years of experience in research, development, and product definition, Hsinho has held significant roles at National Semiconductor, Intel Corporation, and Altera. Hsinho earned a Master of Science in Electrical and Computer Engineering from Syracuse University and a Ph.D. in Electrical Engineering from the University of Florida.
This person is not in the org chart
This person is not in any teams
This person is not in any offices