Sadegh Y. is an FPGA Architect at Altera, where they focus on FPGA architecture and CAD. Previously, Sadegh served as a sessional lecturer at the University of Toronto, teaching courses on programming fundamentals and reconfigurable computing. Sadegh's professional experience includes roles as an FPGA Architect and SoC Design Engineer at Intel Corporation. They hold a PhD in Electrical and Computer Engineering from the University of Toronto, alongside a Master’s and Bachelor’s in Computer Engineering from Sharif University of Technology and Iran University of Science and Technology, respectively.
This person is not in the org chart
This person is not in any teams
This person is not in any offices