Thomas Stenseth is a Senior FPGA Engineer at Appear, where they have contributed to research and development since 2019. Prior to this role, Thomas worked as an Embedded System Developer at JOYMO AS from 2017 to 2019. Their extensive experience in engineering is marked by progressive responsibilities within Appear, including roles as R&D Engineer and R&D Engineer II before advancing to their current position.
This person is not in the org chart
This person is not in any teams
This person is not in any offices