Yufei Wang has worked in the field of analog RFIC design and RF applications engineering. In 2014, Yufei Wang interned as an RF Application Engineer at NXP Semiconductors. In 2016, Yufei Wang joined Qualcomm Atheros as a Senior Analog RFIC Design Engineer and worked there until 2020. Currently, Yufei Wang is a Staff Analog RFIC Design Engineer at ASR Microelectronics International.
Yufei Wang obtained a Bachelor of Applied Science (B.A.Sc.) in Engineering Science, with a major in Electrical and Computer Engineering, from the University of Toronto. Following this, Yufei attended Columbia University from 2014 to 2015 to pursue a Master of Science (M.S.) in Electrical and Electronics Engineering.
Sign up to view 0 direct reports
Get started
This person is not in any teams