Li Y. is an experienced ASIC designer currently working at Axis Communications since 2025. They previously held the role of Senior ASIC Designer at yDesign from 2022 to 2023, and served as a Senior Digital IC Designer at GN Group from 2023 to 2025. Li's earlier experience includes positions at ST-Ericsson, where they worked as an ASIC Designer from 2009 to 2013, and at Conexant as an FPGA Prototype/ASIC Designer from 2005 to 2008. They started their career as a Test Engineer at Huawei from 1999 to 2002 and interned at the Southwest Institute of Electronic Technology of China from 2003 to 2005.
This person is not in the org chart
This person is not in any teams
This person is not in any offices