NP

Naren P.

Principal Verification Engineer

Naren P. is a Principal Design Verification Engineer at Broadcom Inc., where they lead chip-level verification for various ASICs, including ARM-based SoCs and networking chips. They previously served as a Sr. ASIC Design Verification Engineer at AMD and have held engineering roles at Emulex and Keyutech LLC. Naren holds a Bachelor's degree in Electrical, Electronics and Communications Engineering from IIT, Guwahati, and a Master's degree from the Illinois Institute of Technology. They possess a strong technical background and have consistently received recognition for their problem-solving skills throughout their career.

Location

San Jose, United States

Links


Org chart

This person is not in the org chart


Teams

This person is not in any teams


Offices

This person is not in any offices