Janko Radulovic is a Senior VLSI Verification Engineer at CEVA, Inc., having previously worked as a Verification Engineer at the same company and as an ASIC Verification Engineer at NoBug Consulting and Veriest. Janko holds a Bachelor's degree in Electronics from the University of Belgrade, earned between 2013 and 2017. Known for being ambitious and a hard-working team player, Janko possesses strong communication skills.
This person is not in the org chart
This person is not in any teams
This person is not in any offices