CL

Chia Yi Lin

Chief Design Engineer

Chia Yi Lin is a seasoned technical manager at TSMC since September 2023, specializing in datacenter infrastructure design for both domestic and international facilities. Key responsibilities include the development of immersion cooling products, DWDM technology, next-generation power solutions, and structured cabling for TSMC's datacenters and Fab network. Prior experience includes serving as Chief Design Engineer at Delta Electronics from July 2010, where Chia Yi Lin led the design of various datacenter infrastructures, including traditional and modular/containerized systems. Chia Yi Lin holds a Master’s Degree in Applied Mechanics and a Bachelor’s Degree in Mechanical Engineering from National Taiwan University.

Links