Darshil Sachdev is a Senior Verification Engineer at Eximietas Design, where they have been working since 2025. Previously, they were a Design Verification Engineer at Cerium Systems from 2021 to 2025. Darshil completed a Bachelor of Engineering in Electrical, Electronics and Communications Engineering from V.V.P. Engineering College in 2021 and is currently pursuing further studies in the same field.
This person is not in the org chart
This person is not in any teams
This person is not in any offices