Dhaval Patel is an experienced engineer with a diverse background in hardware validation and systems design across several prominent technology companies. Beginning at Space Applications Centre, ISRO as a Hardware Validation Engineer, Dhaval focused on hardware testing and troubleshooting for satellite electronics, alongside schematic design and RTL development. Dhaval then advanced to NXP Semiconductors as an Analog Validation Engineer, where responsibilities included IP validation and processor integration using various debugging tools and development environments. At Intel Corporation, Dhaval served as a System Validation Engineer, specializing in SoC system validation for advanced chipset technologies. Continuing at AMD as an MTS-Systems Design Engineer, Dhaval concentrated on USB and Type-C validation. A brief tenure at Google involved roles as both a Senior Silicon Validation Engineer and Silicon Validation Engineer in India.
This person is not in the org chart
This person is not in any teams
This person is not in any offices