RS

Ritesh Surana

Silicon Validation Engineer

Ritesh Surana is a skilled engineer currently serving as a Silicon Validation Engineer at Google since June 2024. Prior to this role, Ritesh worked at Intel Corporation as a System Validation Engineer from December 2020 to May 2024 and gained experience as a System Software Engineer at Hewlett Packard Enterprise from August 2018 to November 2020. Ritesh completed education at Agarwal Vidya Vihar in Surat, achieving a Science degree with a commendable score of 91.8% from 2012 to 2014.

Location

Bengaluru, India

Previous companies


Org chart

This person is not in the org chart


Teams

This person is not in any teams


Offices