JL

Joao Lopes

TSN - Time Sensitive Networking - 802.1 WG Voting Member

Joao Lopes is a Technical Standards Engineer and Networking Expert currently serving as a Technical Project Manager at NXP Semiconductors since 2024. Previously, Joao held the position of Global Product Manager at Festo from 2017 to 2020 and worked as a Senior Staff Engineer at Qualcomm from 2020 to 2024. Joao was a Scientific Collaborator at Universität Stuttgart from 2010 to 2015, focusing on communication technologies. Additionally, Joao serves as the OPC UAFX Prototyping WG Chair at the OPC Foundation and is a voting member of the IEEE Time Sensitive Networking Working Group. Joao holds multiple degrees in Electrical Engineering and Agricultural Sciences from ISEL and Universidade de Évora.

Location

Stuttgart, Germany

Links


Org chart

This person is not in the org chart


Teams

This person is not in any teams


Offices

This person is not in any offices