• Intel

cj

channabasappa jalagar

Senior Pre-Silicon Validation/Verification Engineer

Channabasappa Jalagar is a Senior Pre-Silicon Validation/Verification Engineer at Intel Corporation, where they have been employed since 2017. They previously held roles as a Senior Verification Engineer consultant at Texas Instruments and as a Technical Lead at Synapse Design Automation Inc. Channabasappa's early career includes positions as a Design Engineer at Park Controls and Communication and as a Verification Engineer at Haritsa Design Automation Pvt Ltd. They earned a Bachelor of Engineering in Electronics and Communications Engineering from KLE Engineering College Belgaum, graduating in 2006.

Location

Bengaluru, India

Links


Org chart

No direct reports

Teams

This person is not in any teams


Offices

This person is not in any offices