Naveen A M

System Validation Engineer

Naveen A M is an accomplished technology professional with experience in various engineering roles. Beginning as a Full Stack Engineer at HAEGL TECHNOLOGIES from August 2019 to November 2020, Naveen then transitioned to a Summer Intern position at EY Technology Solutions from September 2021 to May 2022. Currently, Naveen holds the position of System Validation Engineer at Intel Corporation since July 2022. Academic credentials include a Bachelor of Engineering in Computer Science from Global Academy Of Technology (2015-2019) and a Master of Technology in Artificial Intelligence from PES University (2021-2022).

Location

Shivamogga, India

Links


Org chart

This person is not in the org chart


Teams

This person is not in any teams


Offices

This person is not in any offices