Ruben Helsen

R&D Engineer - digital ASIC design

Ruben Helsen is a skilled R&D Engineer specializing in digital ASIC design at Keysight Technologies since September 2024, where complex technical challenges are addressed to advance team projects. Prior experience includes a role as a Senior Design Engineer at easics from January 2024 to August 2024, and a Research Development Engineering Internship at imec in early 2020, culminating in a top performance award for work on phononic wave propagation in silicon waveguides. Ruben also interned at Cochlear in mid-2019, focusing on inter-operative feedback using Microsoft HoloLens, and participated in international student integration at VTK vzw from 2018 to 2020, eventually leading the International Relationships team. Ruben holds a Bachelor of Engineering in Computer Science and Electronics Engineering from KU Leuven and completed secondary education at Sint-Jozefcollege Turnhout.

Location

Mechelen, Belgium

Links


Org chart

This person is not in the org chart


Teams

This person is not in any teams


Offices

This person is not in any offices