Hung Duc Tran

Digital IC Design Staff Engineer

Hung Duc Tran has extensive experience in digital integrated circuit design and engineering, with a career spanning from March 2017 to the present. Initiating a professional journey at Renesas Design Vietnam Co., Ltd. as an Engineer and progressing to a Senior Engineer, Hung Duc Tran focused on developing and verifying electronic design automation (EDA) tool support for memory tests. Currently, as a Digital IC Design Staff Engineer at Marvell Technology since May 2023, following a role as a Senior Engineer at Marvell Semiconductor from August 2020 to May 2023, Hung Duc Tran continues to leverage expertise in verification of MBIST circuits using both in-house tools and Tessent tools. Hung Duc Tran holds an Engineer's degree in Electrical and Electronics Engineering from Ho Chi Minh University of Technology, completed in 2017.

Location

Ho Chi Minh City, Vietnam

Links


Org chart

This person is not in the org chart


Teams

This person is not in any teams


Offices

This person is not in any offices