Tejas Chavan

Senior Staff ASIC Verification Engineer

Tejas Chavan is a Senior Staff ASIC Verification Engineer at Marvell Technology, focusing on PCIe for custom AI compute applications. With a robust background in design verification and computer architecture, Tejas has spent the past six years at Marvell contributing to the development of custom silicon for data center applications. They hold a Master's degree in Electrical and Computer Engineering from Portland State University and a Bachelor's degree in Electrical and Electronics Engineering from the University of Mumbai. Earlier experiences include internships and roles at Siemens, Capgemini, Tesla, and Indian Railways, where Tejas gained diverse skills in testing, software engineering, and project implementation.

Location

Boston, United States

Links


Org chart

This person is not in the org chart


Teams

This person is not in any teams


Offices

This person is not in any offices