CT

Camillo Tamma

Chip Lead

Camillo Tamma has a diverse background in engineering, with experience spanning over a decade. Camillo started as a Hardware Design Engineer at SITAEL SpA from November 2010 to September 2012. Subsequently, Camillo served as an IC Design Engineer at INFN from September 2012 to September 2014. Following this, Camillo contributed as an Analog ASIC Design Engineer at SLAC National Accelerator Laboratory from January 2015 to March 2021. Most recently, in May 2022, Camillo took on roles as an Analog & Mixed-Signal Engineer and Design Engineer at Meta for a short duration.

Location

Stanford, United States

Links

Previous companies


Org chart

This person is not in the org chart


Teams

This person is not in any teams


Offices

This person is not in any offices