Deep Patel

RFIC Design Engineer

Deep Patel is an accomplished electrical engineer with a strong academic background and hands-on experience in RFIC design and energy analysis. Currently serving as an RFIC Design Engineer at pSemi, A Murata Company, since September 2024, Deep previously held the position of RFIC Design Intern at the same company from January to September 2024. Deep's research experience includes a role as a Graduate Research Student at UC San Diego's Jacobs School of Engineering from April 2023 to May 2024. Prior work as an Energy Analyst at the University of Miami Industrial Assessment Center involved conducting energy analyses for manufacturing firms in Florida and Puerto Rico. Deep Patel holds a Master of Science in Electrical and Electronics Engineering from UC San Diego and a Bachelor of Science in Electrical and Computer Engineering from the University of Miami, achieving a GPA of 3.6.

Location

San Diego, United States

Links


Org chart

This person is not in the org chart


Teams

This person is not in any teams


Offices

This person is not in any offices