RC

Robin Cedeno

Signal Integrity - Power Integrity Engineering Manager at PTSL

Robin Cedeno is a Signal Integrity - Power Integrity Engineering Manager with extensive experience in high-speed designs, optimization, simulations, and validation of designs up to 224Gbps PAM4. With a background in ATE engineering and field service engineering, Robin has a solid foundation in electrical and electronics engineering from INSTITUTO TECNOLOGICO DE COSTA RICA.

Links

Previous companies

Hewlett Packard Enterprise logo
R&D Altanova logo
Teradyne logo
Intel logo

Timeline

  • Signal Integrity - Power Integrity Engineering Manager

    December, 2022 - present