Technical and Engineering

The Technical and Engineering team at RISC-V (Risk Five) is responsible for the development, maintenance, and enhancement of the RISC-V instruction set architecture. This includes managing technical projects, building and releasing documentation, conducting formal verification of designs, and overseeing performance modeling and hypervisor implementations. The team collaborates via various technical committees to drive innovation and ensure the architecture meets industry standards and research needs.