Chaitanya Tapase is a Senior Design Engineer at STMicroelectronics, where they have been contributing since 2023. Previously, they held the position of Digital IP Design Engineer and interned at Uniquify Inc in 2020. Chaitanya earned a Bachelor of Engineering in Electronics Engineering from Rashtrasant Tukadoji Maharaj Nagpur University, graduating in 2018.
This person is not in the org chart
This person is not in any teams
This person is not in any offices