Ondřej Veselý

Senior Application / Validation engineer

Ondřej Veselý is a Validation Engineer with expertise in parametric validation and characterization of complex integrated circuits for portable devices, along with board design. They have previous experience at ST-Ericsson, where Ondřej measured chip properties using automated testers and developed measurement systems. At STMicroelectronics, they held various roles, including Product/Test Engineer and Senior Application/Validation Engineer, focusing on analog and mixed signal IC properties. Ondřej holds a Bachelor's degree in Electronics and Telecommunication Engineering and a Master's degree in the Network of Electronic Communication from the Czech Technical University in Prague.

Links


Org chart

This person is not in the org chart


Teams

This person is not in any teams


Offices

This person is not in any offices