Valerio Mazzaro is an Analog Designer at STMicroelectronics, where they currently work as a System Architect on a 112 Gb/s Serdes project, focusing on performance evaluation and device enhancement. Valerio previously earned a PhD in Electrical and Electronic Engineering from University College Dublin, where their research centered on advanced fractional-N frequency synthesizers and the mitigation of nonlinearity-induced noise. Prior to this, Valerio completed an Erasmus Traineeship at Tyndall National Institute, designing a high Q-factor AlN Lamb Wave oscillator.
This person is not in the org chart
This person is not in any teams
This person is not in any offices