Greg Warwar is an experienced Analog and Mixed-Signal IC Design Engineer with a robust career spanning over three decades. Currently employed at Teradyne since October 2021, Greg has previously held key positions at HRL Laboratories, LLC, and Continental, along with a notable tenure as a Principal Engineer at both Teradyne and Vitesse Semiconductor. At Vitesse Semiconductor, Greg significantly contributed to the company's shift from proprietary GaAs processes to standard CMOS, enhancing circuit architectures and design methodologies. Early in Greg's career, contributions were made at Texas Instruments in the R&D group focusing on high-performance data converters. Greg holds both a Master of Science and a Bachelor of Science in Electrical Engineering from Rice University.
This person is not in the org chart