Rajeev Gowda

Senior Lead Silicon validation

Rajeev Gowda is a Senior Lead Silicon Validation Engineer at Tessolve Semiconductors, where they have worked since 2023. They possess extensive experience in validation engineering, having held various roles at Tessolve Semiconductors since 2016. Rajeev has a strong educational background, holding a Bachelor of Engineering in Electronics and Communication with distinction from Bapuji Institute of Engineering and Technology, and has demonstrated skills in data analysis and public speaking.

Location

Bengaluru, India

Links


Org chart

This person is not in the org chart


Teams

This person is not in any teams


Offices

This person is not in any offices