Siddharth Vishwanath has a strong background in physical design engineering and ASIC engineering. Currently serving as a Physical Design Engineer in Timing at Apple, Siddharth also brings valuable experience from a previous role as Lead Design Engineer at Cadence Design Systems. Additionally, Siddharth held the position of Team Lead in ASIC Engineering at Uniquify, showcasing leadership and technical expertise in the field.
This person is not in the org chart
This person is not in any teams
This person is not in any offices