Arteris
Abdelaziz EL HAMADI has a diverse work experience in various engineering roles. Abdelaziz is currently working at Arteris IP as a Senior Design Verification Engineer since March 2022. Prior to that, they worked at Nokia as an engineer in FPGA/SOC Design & Verification for 5G mobile networks from March 2017 to January 2021. In this role, they were responsible for designing and verifying Downlink L1 PRACH channel and verifying the 5G Uplink Receiver using UVM testbench environment.
Before joining Nokia, Abdelaziz worked at IKOS GROUP as an Ingénieur signalisation ferroviaire from December 2016 to March 2017. Abdelaziz also gained experience at ENGIE Ineo where they worked on a project developing an FPGA with external communication functionalities using VHDL language from March 2016 to October 2016. Additionally, they worked on a long-term project at NXP Semiconductors from February 2016 to April 2016, and at Thales Alenia Space on a Projet ASIC from November 2015 to February 2016.
Abdelaziz's earlier experience includes a role as a Stagiaire ingénierie at Betatech, where they developed an IP MVB (Multifonction Vehicle Bus) in VHDL programming language from June 2015 to September 2015. Abdelaziz also has experience as the Founder President of the EHTP ELECTRO-POWER club génie électrique et innovation from June 2013 to June 2014. Additionally, they worked as a stagiare at Marsa Maroc and Entreprise mixte de plomberie de l'électricité et de génie civil in July 2013.
Overall, Abdelaziz EL HAMADI has a strong engineering background with expertise in design verification, FPGA/SOC development, and signal processing.
Abdelaziz El Hamadi's education history begins in 2010 when they attended classes préparatoires aux grandes écoles, specializing in Sciences et Technologies industrielles. Abdelaziz completed this program in 2012.
From 2012 to 2015, Abdelaziz studied at École Hassania des Travaux Publics, where they pursued a degree in Génie électrique. Abdelaziz completed their Diplôme d'ingénieur in this field.
From 2014 to 2016, Abdelaziz attended ENSEEIHT, where they pursued a degree in Ingénieur d'État. Abdelaziz'sfield of study at this institution was Electronics and Signal Processing Engineering.
Based on the provided information, it can be summarized that Abdelaziz El Hamadi completed their education journey by earning a Diplôme d'ingénieur in Génie électrique from École Hassania des Travaux Publics after completing their studies at ENSEEIHT in Electronics and Signal Processing Engineering.
This person is not in the org chart
This person is not in any offices
Arteris
2 followers
Arteris is helping power the next wave of autonomous driving, 5G and Artificial Intelligence (AI) systems fueling the growth the of the semiconductor industry. Our Network-on-Chip (NoC) interconnect semiconductor intellectual property (IP) is the on-chip communications backbone of most of the world’s most important and sophisticated systems-on-chip(SoC). Optimizing on-chip dataflow and connectivity is the cornerstone of our vision for system-on-chip development and assembly. Since our inception in 2003, we have pioneered the development and commercialization of NoC interconnect technology, cementing our position as the world’s first and largest commercial NoC interconnect IP company. Our unique technology meets the needs for cache coherent and non-coherent on-chip communications, on-chip data caching, and on-chip data protection to meet functional safety requirements.ARTERIS IP PRODUCTS AND SOLUTIONSOur on-chip NoC-based interconnect IP products make systems-on-chip easier to develop, perform better, and faster to get to market.The Arteris IP product portfolio meets the needs of design teams creating nearly any type of digital logic SoC with any type of communications semantics. Our seminal FlexNoC® Interconnect IP pioneered the market for NoC interconnects and is the industry leader. The highly configurable Ncore® Cache Coherent Interconnect IP allows optimal integration of cache-coherent Arm®-based processor IP with other cache-coherent and non-coherent IP.The growth of Artificial Intelligence (AI) and Machine Learning (ML) has inspired the creation of two innovative products. The Arteris IP AI Package is an option to Arteris FlexNoC that provides automated means to create complex topologies (meshes, rings, and tori) while adding multicast/broadcast communications, virtual channels, and source-synchronous communications to meet the unique needs of AI/ML chips. The CodaCache® Last Level Cache provides a highly configurable cache that can be instantiated anywhere within an SoC interconnect, providing data locality wherever needed.To meet the needs of the new generation of multibillion-transistor chips for automated systems with functional safety requirements, Arteris IP also offers Resilience Packages that provide hardware-based data protection technologies as well as automated diagnostic coverage analysis to help meet requirements ISO 26262 and IEC 61508 functional standards. Resilience Packages are available for FlexNoC, Ncore and CodaCache IP products.Timing closure has become a key design schedule constraint as chips have grown in size and complexity and semiconductor manufacturing process critical dimension have shrunk. To address this, Arteris IP created the PIANO® Timing Closure Package which provides physical and timing information about the interconnect to back-end synthesis place and route tools to help ensure faster timing closure.