Phanindra Ramanujapuram is a Silicon CAD Engineer at Google since May 2025, bringing extensive experience in design methodology from previous roles at NXP Semiconductors, where contributions included developing methodologies for Formal Verification and internal tools for testbench generation and CPU core trace validation from June 2018 to May 2025. Phanindra started as a Design Methodology Engineer and progressed to Senior Design Methodology Engineer, demonstrating expertise in RTL design, emulation, and frontend verification. Earlier experience includes a teaching assistant position at Indraprastha Institute of Information Technology, Delhi, following the attainment of a Master of Technology in Electronics and Communications Engineering from the same institution and a Bachelor's degree in Electrical, Electronics and Communications Engineering from Jawaharlal Nehru Technological University. Educational background also includes high school studies at Sainik School Korukonda and Jawahar Navodaya Vidyalaya, Nizamsagar.
This person is not in any teams
This person is not in any offices