Optalysys
- Jaganath Rajendra
JR
Jaganath Rajendra
Principal Analog/mixed Signal IC Design Engineer at Optalysys
No bio yet
Org chart
No direct reports
Timeline
Principal Analog/mixed Signal IC Design Engineer
January, 2024 - present
Optalysys
No bio yet
January, 2024 - present