Pricing
SmartDV Technologies
Follow
Unverified
Design Verification
41 people · 0 jobs
This department focuses on validating the functionality and performance of integrated circuit designs through rigorous testing and verification processes.
Tharun Keerthipati
PCIe Design Verification Engineer
Suresh Reddy Yampada
Design Verification Engineer
Kalaivani Kannan
Jithendra Chaluvadi
Prasath Ganesan
ASIC Verification Engineer
Kevin Silva
Pavan Narala
Kamasani Prathima
Design and verification engineer
Shyam J
Application Specific Integrated Circuit Verification Engineer
Brindha K
ASIC Design and Verification Engineer
Pravin Chandar Raman
ARAVINTH M
Jananipriya S
Sai Babu Bantu
Gadi Hima Bindu
Potla Summit
PREETHA K
Design and Verification Engineer Trainee
Jayachandran R
LAKSHMANAN V
Yogesh Kumar N
Amirdha varshini M
Gunalan K
Muthu Kumar
ARULSELVI L
kaviya Anbunathan
CHANDRIKA JANANI D
ARUNPRASSHATH V S
Gayathri Murugan
Anjhena A
Kamath Harsha vardhan
chirudivya nanduri
RTL Verification engineer
Dilli Sravanth
Kanishka Shree J
ASIC Design Verification Engineer
Karthikeyan M
Senior Design Verification Engineer
Narmadha Saravanan
Minusuruthi S
JEEVAPERIYASAMY AG
Jorexsana A
Jalari Prakash
Design and Verification engineer
Rama Saravanan S
Pentakota Kusuma Pravallika
No jobs in this team
View all teams
58 people · 0 jobs
40 people · 0 jobs
23 people · 0 jobs
10 people · 0 jobs