Markus Schneider

Markus Schneider is a highly experienced design engineer specializing in verification and digital video compression technology. Currently at Socionext Europe GmbH since March 2015, and previously with Fujitsu Semiconductor Europe GmbH, Schneider has a robust background that includes significant roles at Intel GmbH and Silicon Image. With a career spanning over two decades, Schneider has developed ASIC IP modules, engaged in RTL design using Verilog and VHDL, and contributed to pre-silicon validation and reference model design using C++. Markus Schneider earned a Dipl.-Ing. in Electrical Engineering from Leibniz Universität Hannover, complementing earlier education at Bismarckschule Hannover.