Jiayou Wei is a Design Verification Engineer at Synapse Design Inc. with previous experience as an FPGA Design Engineer at Marvell Technology. Jiayou Wei also served as a Graduate Student at the University of Michigan, focusing on VLSI and working as a Research Assistant in the same field.
This person is not in the org chart
This person is not in any teams