Alex Wakefield is a seasoned professional with extensive experience in the field of electronic engineering and computer science. Since January 1998, Alex has worked as a Synopsys Scientist at Synopsys Inc, advising key customers on verification methodology and emphasizing the benefits of constrained random verification for chip validation. Prior to this role, Alex served as an Applications Engineer at Mentor Graphics from July 1992 to December 1997, providing customer support and technical sales for simulation and synthesis products in Melbourne, Australia. Alex began a career at the Defence Science & Technology Organization as a Design & Verification Engineer from January 1991 to June 1992. Academic credentials include a Bachelor of Engineering in Electronic Engineering and a Bachelor of Science in Computer Science, both obtained from the University of Adelaide.
This person is not in any teams
This person is not in any offices