Amit Padey is a Senior Analog Design Engineer at Synopsys Inc, where they are currently engaged in advanced design projects. They previously worked as a Quantitative Brain Researcher at WorldQuant, focusing on developing trading strategies using machine learning and statistical techniques. Amit obtained a Bachelor of Technology in Electrical and Electronics Engineering from the Bhilai Institute of Technology and is pursuing a Master of Technology from the Indian Institute of Technology, Kanpur.
This person is not in the org chart
This person is not in any teams
This person is not in any offices