Jinwoo Lee is a Standard Cell Layout Engineer at Synopsys, focusing on standard cell logic library IP design. Previously, Jinwoo worked as an ASIC Physical Design Engineer at ASIC/SOC from 2021 to 2022. Jinwoo earned a bachelor's degree in Electronics Engineering from Hanyang University, where they studied from 2013 to 2020.
This person is not in the org chart
This person is not in any teams
This person is not in any offices