Mihir Jha is currently a Sr. ASIC Digital Design Engineer at Synopsys, where they transitioned from roles as an ASIC Digital Design Engineer I and Graduate Engineer Trainee. They previously gained experience as a DFT Trainee at Cadence Design Systems. Mihir holds a Bachelor of Technology in Electronics and Communications Engineering from Delhi Technological University, which they completed in 2022.
This person is not in the org chart
This person is not in any teams
This person is not in any offices