Allegro MicroSystems
Sarang Gadgil is a seasoned professional in power electronics with extensive experience in system engineering and research and development. Currently serving as a Senior System Engineer for Power IC at Allegro MicroSystems since April 2023, Gadgil previously worked as a System Engineer (Consultant to Allegro Microsystems, USA) at AvantGarde Solutions Pvt Ltd from November 2018 to March 2023. Prior roles include Senior Project Engineer in R&D at Jeevtronics Pvt Ltd and Research and Development Engineer for Power Electronics at Cermet Microelectronics. Gadgil began the career as a Design Engineer at PARI and holds a Master of Technology in Power Electronics and Electrical Drives from Sardar Vallabhbhai National Institute of Technology, as well as a Bachelor's degree in Electrical Engineering from Progressive Education Society's Modern College of Engineering.
This person is not in the org chart
This person is not in any teams
This person is not in any offices