BS

Balram Sharma

DV Engineer at Ampere

Balram Sharma is an experienced DV Engineer currently working at Ampere since April 2018, advancing to the position of Staff Design Verification Engineer. Previously, Balram held the role of Design Verification Engineer and intern at AppliedMicro from April 2013 to March 2018, where responsibilities included test plan development, UVM and SV based verification environment setup, testcase writing and simulation, debugging, and functional coverage analysis. Early career experience includes a trainee position at Maven Silicon in 2012. Balram earned a Bachelor of Technology in Electronics and Communication Engineering from the Advanced Institute of Technology & Management (2009-2012) and a Diploma in Electronics and Communication from P.D.M. College of Education (2006-2009).

Links


Org chart

No direct reports

Teams

This person is not in any teams


Offices

This person is not in any offices