Magnus Bruce

Magnus Bruce is an accomplished Lead CPU Architect and Fellow at ARM since March 2011, specializing in high-performance CPU memory systems. Key contributions include the design and microarchitecture of high-bandwidth and low-latency Level 2 Cache and Bus Interfaces for various Cortex and Neoverse CPUs, along with involvement in the AMBA 5 CHI architecture. Prior experience spans roles at Oracle as a Microprocessor Architect, focusing on memory subsystems for SPARC architecture, and significant contributions at Freescale Semiconductor on Power Architecture processors. Early career positions include technical roles at Intrinsity and Motorola Semiconductor, where Magnus developed performance models and cache designs. Magnus holds a Master of Engineering and a Bachelor of Science in Electrical Engineering from the University of Florida.