Vaibhav Mittal

Vaibhav Mittal is a seasoned professional with extensive experience in product engineering and applications within the semiconductor industry. Currently serving as a Product Engineering Architect at Cadence Design Systems since July 2014, Vaibhav has held several key roles, including Senior Principal Product Engineer and Principal Application Engineer. Prior to this, Vaibhav worked at Jasper Design Automation from August 2009 to June 2014 as a Staff Applications Engineer, focusing on assisting semiconductor companies in India with verification challenges. Earlier experience also includes a tenure at Synopsys, where roles included Senior Verification Solutions Engineer, along with a directorial position at VirtualWire Technologies and a summer trainee role at Synopsys in 2002. Vaibhav earned a B.Tech in Electronics & Communications from the Indian Institute of Technology, Delhi, and completed senior secondary education in Science at St. Marys Academy.