Cerium Systems
Jagadeesh Meesala is a Physical Design & Verification Engineer at Cerium Systems, a position held since March 2021. Prior to this role, Jagadeesh was a Physical Design Trainee at RV-VLSI VLSI and Embedded Systems Design Center from November 2019 to December 2020. Jagadeesh holds a Bachelor of Technology (BTech) degree in Electronics and Communication Engineering from Raghu Institute of Technology, completed in 2019.
This person is not in any teams
This person is not in any offices
Cerium Systems
1 followers
Cerium Systems is a global design services company for the VLSI and Embedded Software sectors. Services including ASIC Design, Verification, Physical Design, DFT, Circuit Design & Layout FPGA and Emulation.