Saravanan VM

Principal Engineer

Saravanan VM is a Principal Engineer at Infineon Technologies, serving as the technical lead for Integrated Smart Power Stages. With over 21 years of experience as an Analog IC Design Engineer, Saravanan has a proven track record in designing complex analog blocks for high-volume manufacturing while driving project schedules, crafting schematic designs, and overseeing physical design and bench evaluation. Previously, Saravanan held various engineering roles at companies such as Cypress Semiconductor and Texas Instruments, specializing in a range of analog designs, including operational amplifiers and voltage regulators. Saravanan earned a B.E. in Electrical Engineering from Mepco Schlenk Engineering College and an M.S. in Electrical Engineering from the University of Florida.

Location

Villach, Austria

Links


Org chart

This person is not in the org chart


Teams

This person is not in any teams


Offices

This person is not in any offices