Madhur Varshney

Senior Design Verification Engineer

Madhur Varshney is currently a Master of Engineering student in Embedded Systems at BITS Pilani, expected to graduate in 2025. With a Bachelor of Technology degree in Electronics and Communication Engineering from Aligarh Muslim University, Madhur has developed proficiency in VLSI design tools and languages, including Cadence Virtuoso and Verilog. They have experience as a Teaching Assistant for digital design and real-time systems courses and currently hold the position of Senior Design Verification Engineer at Marvell Technology. Madhur aims to contribute to innovative projects in the electronics industry, leveraging their strong communication and critical thinking skills.

Location

Bengaluru, India

Links


Org chart

This person is not in the org chart


Teams

This person is not in any teams


Offices

This person is not in any offices