Leading a team in verifying cutting-edge RISC-V processors | Master’s student specializing in secure IoT processor design | Proficient in UVM, SystemVerilog, Verilog, and Python.
This person is not in the org chart
This person is not in any teams
This person is not in any offices