Leading a team in verifying cutting-edge RISC-V processors | Master’s student specializing in secure IoT processor design | Proficient in UVM, SystemVerilog, Verilog, and Python.
Sign up to view 0 direct reports
Get started
This person is not in any teams