Sachchidananda Patel has extensive experience in the engineering field, starting as an R&D Engineer at Synopsys India Private Limited in 1998, before progressing to Senior Member of Technical Staff at Cadence Design Systems from 1995 to 1998. Since 1999, Sachchidananda has held various positions at Synopsys Inc, currently serving as a Principal Engineer since June 2016 and previously as a Senior Staff R&D Engineer. Educationally, Sachchidananda holds a Bachelor of Technology in Electrical and Electronics Engineering from the Indian Institute of Technology, Kharagpur, and a Master of Technology in Computer Engineering from the Indian Institute of Technology, Delhi.
This person is not in the org chart
This person is not in any teams
This person is not in any offices