Balaji Srinivasamurthy

Balaji Srinivasamurthy is a seasoned Senior Verification Engineer at Test and Verification Solutions since July 2012. With a strong background in Verification Consulting at Intel Mobile Communications and Infineon Technologies, along with experience as an ASIC Design Verification Engineer at CVC Pvt Ltd, Balaji has developed expertise in co-processor verification, AHB-Lite design ownership, and integration of Cadence's eVC with VHDL RTL. Balaji began the professional journey with an internship at CVC Pvt Ltd and holds a Master of Science in VLSI from Manipal Academy of Higher Education, alongside foundational education from Visvesvaraya Technological University and DR. T. Thimmaiah Institute of Technology.