YP

Yash Pamnani

Senior Design Verification Engineer

Yash Pamnani is a skilled engineer with a strong foundation in VLSI design, electronics, and embedded systems. Yash has completed various internships and roles, including Advanced VLSI Design and Verification at Maven Silicon, Design Verification Trainee and Senior Design Verification Engineer at Aura Semiconductor, and a Machine Learning Intern at IBM. Yash has experience in the design and verification of electronic components, power supply design, and the development of robotics projects, including autonomous vehicles. Yash holds a Bachelor of Engineering degree from MIT Academy of Engineering, achieving a remarkable GPA of 9.37. Leadership capabilities were demonstrated as Team Captain of the Robotics Club at MIT Academy of Engineering, managing and guiding over 25 team members.

Location

Bangalore Urban, India

Links


Org chart

This person is not in the org chart


Teams

This person is not in any teams


Offices

This person is not in any offices