Mark Bellows

Mark Bellows is a Verification Engineer at Idaho Scientific, with previous experience at Capgemini Engineering, Intel Corporation, and IBM. Mark has a Master of Science in Electrical and Electronics Engineering from the University of Minnesota-Rochester and a Bachelor of Science from Brigham Young University. Mark has expertise in verification of ASIC and FPGA designs, memory interface development, and DDR3/4 post-si validation.